CD5020 PWM Controller

Features

- Internal High Voltage Start-Up Bias Regulator
- Error Amplifier
- High Precision Voltage Reference
- Programmable Soft-Start
- 1A Peak Gate Drive
- Maximum Duty Cycle Limiting 80%
- Programmable Line Under Voltage Lockout (UVLO) with Adjustable Hysteresis
- Cycle-by-Cycle Over-Current Protection
- Slope Compensation
- Programmable Oscillator Frequency with Synchronization Capability
- Current Sense Leading Edge Blanking
- Thermal Shutdown Protection
- Packages: VSSOP10

Applications

• DC–DC Power Supplies

Description



The CD5020 high voltage pulse-width-modulation (PWM) controller contains all of the features needed to implement single ended primary power converter topologies. Output voltage regulation is based on current-mode control, which eases the design of loop compensation.

The CD5020 includes a high-voltage start-up regulator that operates over a wide input range up to 100V. The PWM controller is designed for high speed capability including an oscillator frequency range to 1MHz and total propagation delays less than 100ns. Additional features include an error amplifier, precision reference, line under-voltage lockout, cycle-by-cycle current limit, slope compensation, soft-start, oscillator synchronization capability and thermal shutdown.

Typical Application Circuit



CYT)	CYT Sem	iconductor



Pin Diagram (Top View)



Absolute Maximum Ratings

V _{IN} to GND	 -0.3V ~ 100V
V _{cc} to GND	 -0.3V ~ 16V
RT to GND	 -0.3V ~ 5.5V
All other PIN to GND	 -0.3V ~ 7V

Recommended Operating Conditions

V _{IN} voltage	13V ~ 90V
External voltage applied to V _{CC}	8V ~ 15V
Operating junction temperature	-40°C ~ +125°C





Electrical Characteristics

0	Demonster	Condition	Value			11
Symbol	Parameter	Condition	Min	Тур	Тур Мах	
Start	up Regulator	× 1	X	X		
	V _{cc} Regulation	222	7.2	7.5	7.8	V
I _{VCC-limit}	V _{cc} Current Limit	5.4	15	22	· 43	mA
I _{VIN}	Startup Regulator Leakage	V _{IN} =36V	-	270	500	μA
I _{IN}	Shutdown Current	$V_{\rm UVLO}$ = 0V, $V_{\rm CC}$ open	N.	550	650	μA
VCC	Supply	0	A	1	0	A
$V_{\rm VCC_EN}$	V _{CC} UVLO (Rising)	-	V _{CCReg} - 300mV	V _{CCReg} - 500mV	-	V
V _{VCC_DIS}	V _{CC} UVLO (Falling)	-	6.1	6.4	6.7	V
I _{cc}	Supply Current	C _{LOAD} =0nF	-	5	6	mA
Error	Amplifier		l.			
GBW	Gain Bandwidth		- 63	4	-	MHz
ADC	DC Gain	- A.M.	- 🛛	75	-	dB
V_{FB}	Reference Voltage	V _{FB} =COMP	1.225	1.25	1.275	V
<i>I</i> _{CPS}	COMP Sink Capability	V _{FB} =1.5V, COMP=1V	5	10	S.S.	mA
UVLO	D Pin	m. St.		0	3. Se	
V _{UVLO}	Shutdown Threshold	· (0)	1.225	1.25	1.275	V
I _{UVLO}	Undervoltage Shutdown Hysteresis Current Source	- duc	36	40	44	μΑ
Curre	ent Limit		9A			~~ ·
<i>t</i> lim_dly	ILIM Delay to Output	CS step from 0V to 0.6V Time to onset of OUT Transition (90%)	-	30	-	ns
Vcs	Cycle by Cycle CS Threshold Voltage	-	0.45	0.50	0.55	V
R _{scs}	CS Sink Impedance (clocked)		- 6	35	55	Ω
t _{LEB}	Leading Edge Blanking Time	<u>e</u>	- 🛇	50	-	ns
Soft-	Start	A.		A.		
Iss	Soft-start Current Source	S. Ch.	17	20	23	μA
Vssc	Soft-start to COMP Offset	Sen to 1	0.45	0.65	0.85	V
Osci	llator	CoX.	D		"Co X	0
F _{OSC1}	Frequency1	RT=31.6kΩ	300	330	360	kHz
F _{OSC2}	Frequency2	RT=9.76kΩ	930	1000	1070	kHz
VSYNC	Sync threshold	-	2.4	3.2	3.8	V



Electrical Characteristics (Continued)

	Demonster		Value				
Symbol	Parameter	Condition	Min	Тур	Мах	Unit	
PWM	Comparator	X X	N.	and the			
<i>t</i> out_dly	Delay to Output	COMP set to 2V, CS stepped 0V to 0.4V, Time to onset of OUT transition low	-	25	(A)	ns	
Duty _(min)	Min Duty Cycle	V _{COMP} =0V	-		0	%	
Duty _(max)	Max Duty Cycle	- 60	70	75	80	%	
A _{PWM}	COMP to PWM Comparator Gain		X	0.33	- 40	V/V	
V _{COMP}	COMP Open Circuit Voltage	-	4.3	5.0	6.1	V	
I _{COMP}	COMP Short Circuit Current	V _{COMP} =0V	0.6	1.1	1.5	mA	
Slope	e Compensation			•			
VSLOPE	Slope Comp Amplitude	-	80	105	130	mV	
Outp	ut Section		6				
Vsat-high	Output High Saturation		- 🛇	0.25	0.75	V	
Vsat-low	Output Low Saturation		-	0.25	0.75	V	
t _r	Rise Time	C _{LOAD} =1nF	-	18	6.5	ns	
t _f	Fall Time	C _{LOAD} =1nF	-	15		ns	
Ther	nal Shutdown	10 × 1	0	1	6	0	
T _{SD}	Thermal Shutdown Temp.	- 196	L'A	165	-96	°C	
T _{SD_HYS}	Thermal Shutdown Hysteresis	-	0, -	25	-	°C	
T _{SD_HYS} Note 1: Note 2:	Hysteresis Unless otherwise specified: te The frequency is calculated a cy, the unit is Hz)	- st condition T_{A} =-40°C ~ 125°C s follows: RT = $\frac{1}{F_{SW} \times 96 \times 10^{-12}}$ (Th	- , V _{IN} =48V, N ne unit is Ω	25 / _{cc} =10V, RT for RT, <i>F</i> swis	- = 31.6kΩ. s the switchin	ļ	



TEL: 4008-328-588

www.cyt.com.cn



Pin Functions

Pin	Name	Description	Application Information
1	🖉 🕢 VIN	Source Input Voltage	Input voltage range is 13V to 100V.
2	FB	Feedback Signal	Connecting to invert input of the internal error amplifier. The noninverting input is internally a 1.25V reference.
3	COMP	COMP Port	COMP pull-up is provided by an internal 5K resistor which may be used to bias an opto-coupler transistor.
4	VCC	Internal Supply Port	The voltage on this pin can be raised by the auxiliary winding to above the regulation set point, and the internal series regulator will shut down at this time to reduce this part of the power dissipation of the regulator.
5	OUT	Output Port	Output PWM control signal with a 1A peak current capability.
6	GND	Ground Return	The chip's electrical ground.
7	UVLO	Line Under-Voltage Shutdown	An external resistor divider from the power converter source voltage sets the shutdown levels. The design threshold of the UVLO pin is a resistance of 1.25V. Hysteresis is set by a switched internal 20µA current source.
8	CS	Current Sense Input	This pin is the input of the current sampling signal. Current sense input for current mode control and over- current protection. Current limiting is accomplished using a dedicated current sense comparator. Once the CS pin voltage exceeds 0.5V, the PWM output pin will be turned off immediately, the PWM pin switches low for cycle-by- cycle current limiting. When the PWM output pin is high, CS remains low for about 50ns to avoid current spikes.
9	RT/SYNC	Frequency and Synchronization Input	An external resistor connected from RT to GND sets the oscillator frequency. This pin also accepts synchronization pulses from an external clock.
10	SS	Soft-Start Input	An external capacitor set the output soft-start ramp rate.



TEL: 4008-328-588 www.cyt.com.cn

CD5020









PCB Layout Diagram



www.cyt.com.cn

Order Information

Declaration

- The product cannot be used for equipment or devices that may cause personal injury or death for military, aircraft, automobile, medical, life support or life-saving. If you need to apply high reliability products to the above specific equipment or devices, please contact our sales staff to obtain relevant data manuals and samples.
- 2. Our company shall not be responsible for the quality of any of our products which are damaged by improper use or by exceeding even for a moment the rated value (such as maximum value, operating range, or other parameters) during use.
- 3. Our company continuously improves product quality, reliability, function or design, and reserves the right to change specifications.
- 4. Without the authorization of the company, the specification shall not be copied in whole or in part.

